Page Areas:



Current Submenu:

Additional Information:

ISMVL

Hier den Alternativtext zum Bild eingeben!

In May 2018, we are organizing the 48th IEEE International Symposium on Multiple-Valued Logic in Linz. Find out more at this page!

Contact

Johannes Kepler University Linz
Integrated Circuit and System Design
Univ.-Prof. Dr. Robert Wille
Altenberger Straße 69 | SCP3 0405
4040 Linz | Austria
robert.wille@jku.at
Tel: +43 732 2468 4739

Map and directions to JKU


Position Indication:

Content

Winter Semester 2016

VL+Ü Digital Circuits

Course IdTitleTypeWeekly HoursTeachersRhythm
336044 course registration for Digital Circuits
show schedule
VL2,00Robert WilleWeekly
336029 course registration for Digital Circuits
show schedule
UE1,00Alwin Walter ZulehnerWeekly
336042 course registration for Digital Circuits
show schedule
UE1,00Alwin Walter ZulehnerWeekly
336000 course registration for Digital Circuits
show schedule
UE1,00Andreas GrimmerWeekly
336017 course registration for Digital Circuits
show schedule
UE1,00Andreas GrimmerWeekly
Veranstalter: Robert Wille, Andreas Grimmer

Ziele:
In der Vorlesung werden die Grundlagen von Digitalen Schaltungen vermittelt. Dies beinhaltet insbesondere:

  • Einführung: von der Programmiersprache zu Null und Eins
  • Boolesche Algebra
  • Kombinatorische Schaltungen und deren Synthese
  • Arithmetische Schaltungen
  • Sequentielle Schaltungen
  • Endliche Automaten
Die Übung begleitet die Vorlesung durch praktische Aufgaben, welche die jeweiligen Konzepte illustriert.

Ort und Zeit:
  • Vorlesung:
    • Do, 08:30-10:00 HS 18
  • Übung:
    • Do, 12:00-12:45 S3 055
    • Do, 12:45-13:30 S3 055
    • Do, 13:45-14:30 S3 055
    • Do, 14:30-15:15 S3 055
Weitere Informationen:
  • Kontakt: robert.wille@jku.at
  • ECTS: 3,0 V+1,5 Ü
  • Stunden: 2 V+1 Ü
  • Sprache: Deutsch
  • Studiengänge: Bachelor 1. Jahr Informatik

KV Emerging Computer Technologies

Course IdTitleTypeWeekly HoursTeachersRhythm
336058 course registration for Emerging Computer Technologies
show schedule
KV3,00Robert Wille
Alexandru Paler
Weekly
Lecturers: Robert Wille, Alexandru Paler

Goals:
The development of computing technologies is about to change. Physical boundaries of conventional technologies will be reached in the near future -- the steady miniaturization and optimization of computer chips based on conventional paradigms becomes harder and harder. As a consequence, researchers and engineers consider the development of alternative computing technologies such as quantum computation, reversible logic, optical computers, or biochips. Here, computing paradigms are employed which are entirely different to conventional solutions. In this course, the main concepts of these emerging technologies will be introduced and discussed. Besides their general working paradigm and the underlying models, this particularly includes possible applications. Overall, students will get a broad overview about the "next generation" of computer technologies.

Content:

  • Understanding and explaining the basics of emerging computing technologies
  • Understanding and explaining how emerging computing technologies work
  • Understanding problems and open questions of emerging computing technologies as well as discussing possible solutions
  • Understanding tasks and open problems of basic research as well as comprehending recent scientific activities in this area
Place and Time:
  • Thu, 10:15-12:45 S2 048

Further Informationen:

  • Contact: robert.wille@jku.at
  • ECTS: 4,5
  • Amount: 3
  • Language: Englisch
  • Studies: Informatik (Bachelor, Master)

Seminar in Computational Engineering

Course IdTitleTypeWeekly HoursTeachersRhythm
336052 course registration for Seminar in Computational Engineering Design of Digital Circuits and Systems SE2,00Robert Wille
Alexandru Paler
Block
Lecturer: Robert Wille, Alexandru Paler

Goals:
In the seminar, we will take an in-depth look into the design of circuits and systems and their underlying tasks/problems. To this end, selected topics will be addressed which also provide an insight into currently considered research tasks. This includes (but is not limited to) the following design tasks and problems (further topics are explicitly welcomed):

Content:

  • Descriptions for Circuits and Systems (e.g. HDLs)
  • Assembler Programming
  • Test & Verification
  • Algorithms & Data-structures for Design Tasks
  • Boolean Algebra and its Applications
  • Reasoning Engines and Decision Procedures
  • Solutions for Optimization and Search Problems
  • Alternative Computing Paradigms (e.g. Quantum Computing, DNA Computing, etc.).

Next Seminar: will be announced

Further Informationen: