Lehre

Bachelor-/Masterarbeiten

Wir bieten ein breites Spektrum an Themen für Bachelor- und Masterarbeiten an. Das genaue Thema erarbeiten wir dabei stets gemeinsam in einem Gespräch. Themengebiete umfassen beispielsweise Open-source Hardware/Software Entwicklungswerkzeuge, Entwurf von Systemen/Prozessoren (z.B. RISC-V basiert), Virtual Prototyping/SystemC, formale Verifikation, fuzzing, Symbolic Computer Algebra und vieles mehr. Interesse? Email an Daniel Große.

Sommersemester 2021

Seminar in Computational Engineering:
Design and Verification of RISC-V Processors and Platforms

Lecturers: Daniel Große, Lucas Klemmer

 

Objectives:
Stimulated from the enormous momentum of open-source software, a counterpart on the hardware side recently emerged: RISC-V is an open and royalty-free Instruction Set Architecture (ISA) and as such defines the interface between the hardware and software. Since 2015, the RISC-V ISA standard is maintained by the non-profit RISC-V foundation, which has more than 900 members - among them are also many software companies like Google - aiming for innovation. RISC-V features an extremely modular and extensible design that provides enormous flexibility in building application-specific solutions targeting all kinds of systems: microcontrollers, accelerators for deep learning, or safety-critical systems. This spectrum demands for novel design and verification approaches spanning from software engineering down to the hardware design.

 

Topics:
In this seminar, we will consider recent research in the design and verification of RISC-V processors and platforms. Possible topics include (but are not limited too):

  • Open-source EDA tools for design, synthesis, verification, FPGAs
  • Design of RISC-V processors using new hardware design languages like e.g. SpinalHDL
  • Instruction stream generation for RISC-V cores
  • Compliance Testing
  • Formal verification of RISC-V cores
  • Hardware/software co-verification using e.g. SystemC-based Virtual Prototypes

The Institute for Complex Systems is very active in the field of RISC-V (see our website http://www.systemc-verification.org/risc-v for a compact summary of our RISC-V related approaches).

 

The seminar will be conducted as a block. We will have an initial meeting in March where we will discuss the details (also the seminar schedule). For participation in the seminar please register in KUSSS. We will then contact all interested students with a proposal for the initial meeting.

 

Next Seminar: tba

 

Further Information:

Hardware Design KV

Lecturers: Robert Wille, Daniel Große, Richard Küng, Sebastian Pointner

 

Objectives:
Obtaining an overview of the main steps in the design of circuits and systems as well as receiving basic knowledge in digital chip design using the hardware description language VHDL.

 

Lecture:

  • Design of Systems
  • Target Architectures for HW/SW Systems
  • Allocation, Binding, Scheduling
  • Partitioning
  • Overview: Software Design (Code Generation, Register Allocation)
  • Hardware Design
  • Abstraction Levels
  • Hardware Description Languages (VHDL, SystemC)
  • Synthesis
  • Verification
  • Debugging
  • Test

Exercise:

  • VHDL
  • Design flow for FPGA applications
  • Limitations in digital hardware
  • Exercises for practical utilization of the newly learned skills

Next Lecture: Wednesday, March 10th, 12:00 – 14:30 S2 Z74

 

For participation in the course please register in KUSSS.

 

Further Information:

  • Course No.: 336.001
  • Contact: daniel.grosse@jku.at
  • ECTS: 4,5
  • Amount: 3
  • Language: English
  • Studies:
    • Informatik (Master)
    • Informationselektronik (Bachelor)
    • Mechatronik (Bachelor)

Wintersemester 2020/2021

Seminar in Computational Engineering:
Design and Verification of RISC-V Processors and Platforms

Lecturer: Daniel Große

 

Objectives:
Stimulated from the enormous momentum of open-source software, a counterpart on the hardware side recently emerged: RISC-V is an open and royalty-free Instruction Set Architecture (ISA) and as such defines the interface between the hardware and software. Since 2015, the RISC-V ISA standard is maintained by the non-profit RISC-V foundation, which has more than 580 members -- among them are also many software companies like Google -- aiming for innovation. RISC-V features an extremely modular and extensible design that provides enormous flexibility in building application-specific solutions targeting all kinds of systems: microcontrollers, accelerators for deep learning, or safety-critical systems. This spectrum demands for novel design and verification approaches spanning from software engineering down to the hardware design.

 

Topics:
In this seminar, we will consider recent research in the design and verification of RISC-V processors and platforms. Possible topics include (but are not limited too):

  • Design of RISC-V processors using new hardware design languages like e.g. SpinalHDL
  • Instruction stream generation for RISC-V cores
  • Compliance Testing
  • Formal verification of RISC-V cores
  • Hardware/software co-verification using e.g. SystemC-based Virtual Prototypes

The Institute for Complex Systems is very active in the field of RISC-V (see our website http://www.systemc-verification.org/risc-v for a compact summary of our RISC-V related approaches).

 

The seminar will be conducted as a block. We will have an initial meeting in October where we will discuss the details (also the seminar schedule). For participation in the seminar please register in KUSSS. We will then contact all interested students with a proposal for the initial meeting.

 

Next Seminar: tba

 

Further Information:

  • Course No.: 366.001
  • Contact: daniel.grosse@jku.at
  • ECTS: 3,0
  • Amount: 2
  • Studies: Informatik (Master)