Univ.-Prof. Dr. Daniel Große

Research Interests

  • Electronic Design Automation (EDA)
  • Instruction set architecture RISC-V
  • Modelling (UML, SystemC, (System)Verilog, VHDL)
  • Virtual Prototpying and Transaction Level Modeling (TLM)
  • Analog Mixed Signal (AMS)
  • Simulation-based verification (UVM, Constrained Random Verification)
  • Formal verification (Model Checking, Equivalence Checking, Symbolic Execution)
  • Symbolic Computer Algebra (SCA)
  • (Functional) coverage
  • Automated debugging
  • Approximate Computing
  • Algorithms and data structures (SMT, SAT, BDD)
  • Emerging technologies

Our Research Websites